But sure, excluding fill layers is done all the time. The concern is less about total density than about bare spots here and there, but with sufficient space between the example cells there should be no issues. Also, the problems are largely with yield, so if you are doing this over areas of circuits that are not actually used for anything, then it should not be an issue.