https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k

Kunal

09/14/2020, 5:34 AM
In it's third consecutive year, VSDOpen2020 is bigger and better than last 2 years. This time, we have 3-days of tutorials on RISC-V, CAD and Physical Design using OpenLANE and google+sky130. So good opportunity to learn all above topics in a day workshop, beautifully embedded with online cloud labs on VSD-IAT and Makerchip platform. Also, exciting keynotes by Jan Rabaey, Naveed Sherwani and Mike Wishart Some more excitement, out of a batch of 140 interns who applied this year for VSD Research IP design internship, top 5 VSD interns have been selected by our internal jury to present their open-source analog IP's and RISC-V learning IP's. All IP's are built by students from Indian universities and are built using open-source, which unknowingly and partially executes India's initiative of ESDM program and DARPA's initiative of open-source POSH program. This brings next level of excitement where Ms. Sunita Verma, Senior Director, MeiTY will help us understand the exact vision of ESDM We are really excited to showcase all work in 4-day event of VSDOpen2020 from 7thOct - 10thOct i*n collaboration with The ESD Alliance, a SEMI Technology Community, and the SEMI Foundation*. Below link has all details. Students - Feel free to share with your network, as this time, the event is for students, of students and by students https://www.vlsisystemdesign.com/2020-2/ All the best and happy learning
✔️ 2
👏 2