looks like for power applications, I need ~ 2000 um cumulative FET width . I will have to look at the DRC rules to see what area it will take up, but that seems reasonable.