@User Just remark on negative delay values for slow rise times. The gate that has the slow rise time on the output should also have a high delay value. So when looking at the delay of the two combined it should always be higher than zero.