So, in a FPGA for IOs I would usually do my best to use provided IO registers to make sure I get deterministic timings and that all my bits in a bus are sampled and output at the same time. Is this something I would typically need here ? Or is the delay from randomly placed FF to the IO pad going to be negligible ? And if I need to take care of it ... how ?