Currently I am using individual IO pad cells from sky130 IO pdk library not Caravel. So, in reference to this I was asking about the IO cells connection required. For example I have to instantiate the sky130_fd_io__top_gpiov2 verilog module for a SoC design as a analog output.