@User negative edge-triggered flops usually have CLK_N clock input, latches holding data with gate signal high have GATE_N as input...