https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k

Kunal

05/19/2021, 3:10 PM
And here's the last part of 3-series webinar on 10bit DAC IP design - This time, its LIVE Layout using MAGIC and Sky130 PDKs. This will be LIVE streamed on 21st May, 4pm - 7pm IST (the longest of all webinars, so keep your snacks ready with you during the webinar:) ). Here's the registration link for receiving invitation https://www.vlsisystemdesign.com/vsd-intern-free-webinar/ Enjoy the below promo video till then Curriculum - Section 1:Introduction Lecture 1: Introduction to DAC fundamentals Lecture 2: Introduction to DAC IP Specifications Section 2: DAC IP design basics and tool installation Lecture 1: Tool Installations Lecture 2: DAC Circuit Topology Section 3: Basics of DAC IP Layout Lecture 1: CMOS Cross Sectional View Lecture 2: Metal Layers Lecture 3: Resistor and Capacitor Layout Theory Lecture 4: Magic tool Basics Lecture 5: Resistor Layout demo Lecture 6: Capacitor Layout Section 4: Inverter and switch layout LIVE Labs Lecture 1: Inverter layout starting Lecture 2: Inverter Layout Continued Lecture 3: Inverter Layout Complete Lecture 4: Switch Layout starting Lecture 5: Switch Layout Complete Section 5: 10-bit DAC layout design and post-layout analysis Lecture 1: 2Bit DAC to 10Bit DAC starting Lecture 2: 2Bit DAC to 10Bit DAC Complete Lecture 3: Output Response Evaluation Lecture 4: DNL and INL theory Lecture 5: DNL and INL Calculations
👍 1