The basic design would probably be a series of chains of 2, 4, 8, 16... inverters, connected by 2:1 muxes that either route through or around each delay chain