Hi everyone! I wondering if someone can help me understand the flow for instantiating a dual-port SRAM in my design. I believe the Openlane flow supports the OpenRAM compiled memories? Is there a resource that answers questions like how to get the behavioral memory model for simulations, or how to instantiate the macro for synthesis, etc.?