https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k

Kunal

09/09/2022, 5:34 PM
India is very clear on the future of VLSI and Semiconductors - We are going big We are so glad to announce the launch of the next PAN-India hackathon on "*Mixed-signal SoC Design using eSim & SKY130*" in collaboration with FOSSEE Indian Institute of Technology, Bombay and VLSI System Design (VSD), sponsored by Google We have come a very long way, and this is the 5th hackathon for 2022 (7th overall). PAN India Semiconductor hackathons have enabled more than 10000+ engineers across various states of India to showcase their talent in front of the entire world, leading to the innovation of great products like CAD and IP solutions, both in commercial and open source space Thanks to Prof. Kannan Moudgalya for leading the team from the front toward building a complete mixed-signal SoC design and solution using opensource eSim and 130nm PDK from SkyWater Technology Foundry. And a big vote of thanks to Tim Ansell for trusting our team and enabling us with all resources which we needed for successfully launching this hackathon. We have spent many months and man-hours configuring the entire mixed-signal solution for SKY130 and finally, we are here Register for the hackathon using the below link (It's free), experience the solution on your own and build complex mixed-signal SoCs - complete opensource https://hackathon.fossee.in/esim/ All the best and happy learning
👍 2