"Coils for the power link are designed using a cha...
# analog-design
t
"Coils for the power link are designed using a chartered 0.13 µm CMOS process. "