Join Slack
Communities
Powered by
<@U016MQ920BC>: The digital side clock reduces th...
# analog-design
t
Tim Edwards
07/26/2020, 1:33 AM
@User
: The digital side clock reduces the maximum size time step in ngspice and so it does impact simulation compute time quite a bit.
Open in Slack
Previous
Next