I assume it means something along the lines of what is shown in this diagram -> https://www.researchgate.net/figure/Deep-N-well-diode-connections-between-two-configurations-of-enclosure-for-an-NMOS_fig7_272826408 ?