Looking at the models it seems the FET width and length binning is in discrete steps rather than a continous range. Is there any pre-existing list of these steps? If not I can look at creating a script to pull them out. Otherwise it's kind of difficult at design time to know what is and isn't a valid dimension