@User Did you also see that antmicro released "sphinx-verilog-domain" for documenting verilog / systemverilog with Sphinx / ReadTheDocs? https://github.com/SymbiFlow/sphinx-verilog-domain