Normally I would expect the netlist to represented...
# analog-design
y
Normally I would expect the netlist to represented in a schematic rendered to spice netlist but doing it in RTL is also possible