Some preliminary sim results for the first stage
# analog-design
a
Some preliminary sim results for the first stage