https://www.isotel.eu/mixedsim/intro/index.html seems to have an idea of using normal Verilog + Yosys with some hybrid logic to map between digital and analog domain