It will surely have some pretty awkward Verilog code at places, and things like rise-time probably wouldn't be controllable from the Verilog side, but I'd say it's pretty likely "good enough"