I remember being part of a multi-wafer-program where we were given a corner of a chip, and thus were given an "L"-formed layout with our 1/4:th of the pins + ESD buffers.