Cool. I will bug some people who have done power layouts before on what is actually required, but I basically just need to break out connections to very large transistors (like a totally cumulative width of 2000um+, split among many fingers. It seems that give the transistor size, they might not need special ESD protection and it should be similar to however the pads for VDD work?