How did you LVS? I am having an issue that netgen is saying my top level layout is correct even if I don't connect to the pins. It's just looking at the structure of the circuit which is correct but not checking that I have routed to the correct pin names