<@U016H5X1K62> <@U01819B63HP> I don't know if I ge...
# analog-design
r
@User @User I don't know if I get it right, but that makes sense to me that the schematic simulation have all parasitics after its extraction in layout mode, because designer can "change" the layout model. Therefore the need to re-simulate the circuit schematic.