Or just make a sigma delta adc out of inverters for the heck of it and put my minimal VHDL CPU in some spare corner.