https://open-source-silicon.dev logo
#analog-design
Title
# analog-design
t

Tim Edwards

04/12/2021, 1:05 PM
@User : It has taken us some time to validate the I/O netlists because the netlists we got from SkyWater were incorrectly converted and had errors. About a month ago Ahmed Ghazy and I worked through LVS, he with Calibre and me with netgen, and tracked down and fixed the errors, which seem to have been caused by the tools attempting to extract a substrate network and leaving it halfway finished. I will see if I can get Tim Ansell to accept a pull request on sky130_fd_io to add the corrected netlists.