Has anyone spent time looking at the caraval test harness I/O connection? From my understanding the output buffer for the digital logic provides ESD protection, but we still need a second pass ESD structure after the poly ESD resistor to protect the gate oxide. This seems to be lacking on the pad_a_esd_0 intended to be used for analog connections. Has anyone looked into this?