https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k

Kunal

12/23/2021, 5:12 AM
Exclusive VSD-HDP on Sky130 analog design for RF/5G applications With the advent of RF and 5G applications, there is so much demand for good analog designers in industry and there are hardly few institutes attempting to work on this. VSD students did build some analog IPs in the past and almost everyone is doing good in their respective domain. That experience brings us to make this bold attempt of expanding analog education to more people - especially the ones looking for profile change or fresh students looking to start their career in analog. Since I have almost explored all fields like EDA, PD, STA, RISC-V, FPGA, digital, analog and mixed-signal, let me tell you something about analog - we have seen students and participants getting chills when we had allotted analog projects. The most dropouts were for analog, but the most successful high-paying, multiple offers VLSI industry placements happened to ones who completed our analog projects. So here's a project, with exclusive mentorship from our industry partner who has spent decades in analog design Important Note - Interested participants can reply back to this email asking for a detailed description and we will send it across Link for registration - https://www.vlsisystemdesign.com/hdp/ Program start/end date - 2nd January to 13th March, 2022 Project 1) High Frequency analog VCO design and implementation using Sky130 {Project code : KCEDVCO} 200MHz, 400MHz and 915MHz VCO design using Sky130nm - from specification to tapeout Project 2) Low Dropout Regulation :A low-dropout regulator (LDO) is a DC linear voltage regulator that can regulate the output  voltage that is powered from a higher voltage input.  {Project Code:LDO} LDO Specifications: 1.    Technology: Google Sky water 130nm  2.    Input power supply range: 2-to-5 V 3.    Output Voltage: 1.8 V 4.    Load current: 10 mA 5.    Temp range: -40 to 125 Degree cent. 6.    Circuit current: 0.5 mA 7.    Reference Voltage: 1.2 V @ < 50 ppm