Hi, I run a flow on mixed-signal chip. I connect a...
# analog-design
f
Hi, I run a flow on mixed-signal chip. I connect a PLL to a counter. I have an error on the last STEP during LVS but i don't understand where is the problem. This is my folder: