there may be a cleaner way, but how about re linking to empty stub after synthesis, ie: append verilog stub at end of file