@User: My experience is not with openlane specifically, but anything that uses yosys has the same issue. There is a way to declare a cell mapping in yosys, so you have to tell yosys which cell to map to the dlatch primitive. On the whole, it is probably easier just to instantiate the latch cell directly into the design.