Hello, I am facing an error in the synthesis step ...
# openlane
w
Hello, I am facing an error in the synthesis step which says:
/openLANE_flow/designs/brqrv_core/src/brqrv_core.sv:16: ERROR: syntax error, unexpected TOK_PARAMETER
This is the line 16 of the code.
15 module brqrv_core (
16     parameter bit                 PMPEnable        = 1'b0,
17     parameter int unsigned        PMPGranularity   = 0,
I dont understand, the syntax looks fine. Is it something specific to YOSYS that I am missing?