<@U016HU5HK8V> Is the issue that the ports for the...
# openlane
t
@User Is the issue that the ports for the memory on the wrong side for connecting to the logic?