In terms of configuration, is there a practical wa...
# openlane
d
In terms of configuration, is there a practical way to trade off the extra die area (small design) in order to avoid or reduce antenna violations or common DRC errors? Even with density < 0.4 I get quite a few antenna violations using
DIODE_INSERTION_STRATEGY = 1
which apparently is the most aggressive and most demanding in terms of die area. Or if there are any general suggestions for making a small design pass DRC (1.0mm^2 give or take), that would be very helpful