then in the verilog I can have `ifdef BLACKBOX `include blac open-source-silicon.dev #openlane

then in the verilog I can have `ifdef BLACKBOX `in...

Matt Venn

11/25/2020, 10:09 AM

then in the verilog I can have `ifdef BLACKBOX `include blackbox.v `endif