I'm on rc4 openlane, master pdks and openpdk. I can harden small designs with only a few <100 DRC errors. I only have lvs fails on project, not all of them