The comparison is Layout versus Schematic (LVS), so one circuit is the netlist (schematic) used to generate the layout and the second one is extracted back from the layout without adding parasitic components (resistors and capacitors you didn't design in but are a part of any actual chip). If the process went perfectly the two circuits should be the same