Has anyone else seen the OpenLANE flow fail synthe...
# openlane
m
Has anyone else seen the OpenLANE flow fail synthesis with Local parameters in module parameter port lists requires SystemVerilog.