The image shows that the core clock is also passed to the user space... Is the core clock the same as the wishbone clock? I traced the user clock and the it comes from the 90 degree phase output of the PLL.