https://open-source-silicon.dev logo
#openlane
Title
# openlane
o

Olof Kindgren

04/16/2021, 10:23 AM
So, there's one thing that has made me a bit confused. It seems like every time I do synthesis, yosys reports taht all my outputs are used but has no drivers. Initially I thought the whole design was optimized away but it doesn't seem like it. Does anyone have an idea what this could be?