but I would also add some tests for your project i...
# openlane
m
but I would also add some tests for your project into verilog/dv/