Hello, I would like to report some strange behavior at the level of synthesis. I have a circuit where there are some macros with tri-state outputs. The macros synthesize without problems and there are tri state mapped to the output. On the top level module I am multiplexing the output of the modules with a local wire.