https://open-source-silicon.dev logo
#openlane
Title
# openlane
k

Krzysztof Herman

11/05/2021, 7:57 PM
Hi all, today I spoke with @User about LVS and DRC error in my design and according to his opinion there were problem with alignment of the macro position i the block which instantiates macro. My project has 2 levels of macros: (1) the top module (an equivalent of user_project_wrapper) instantiates some macros, (2) user_project_wrapper uses top.gds as a macro. I can imagine that the positions of the macros in both cases have to consider
FP_PDN_VOFFSET, FP_PDN_VPITCH, FP_PDN_HOFFSET, FP_PDN_HPITCH.
values. in order to align PDN network. Am I right ?