Join Slack
Powered by
Can we use SystemVerilog for design? Looks like yo...
# openlane
e
emin
02/11/2022, 4:36 PM
Can we use SystemVerilog for design? Looks like yosys do support, is it enough for efabless submission?
Open in Slack
Previous
Next
