https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k

Kunal

10/07/2021, 5:31 AM
VSDOpen2021 Tutorial 1 - VLSI Basics using Phase Locked Loop This is where VSD invites freshers (I mean, strictly freshers), who are looking for VLSI basics from scratch using a simple PLL design example with cloud based labs. All EDA tools needed to learn VLSI basics is available on cloud, so you need not install any tools Experts - Feel free to join to encourage freshers and look at our internship cum workshop model The best way to learn VLSI basics is to do labs, from basic circuit design to basic layout, on your own and understand real challenges (through labs). VSD workshops and tutorials are totally lab based. This one is a special case, where we cover a bit of theory before starting high intensity labs Technical Overview: This course will be an in-depth introduction to On-Chip Clock Multiplier (PLL) design and layout using open-source EDA tools (ngspice & Magic) on OSU180nm. This course starts with fundamentals (from CMOS inverter & basic semiconductor physics) to Advanced IP design Process, issues & ways to deal with them (by live demo of entire IP from Design to Layout). Anyone who finds VLSI interesting & want to start his/her journey on this wonderful path can find lamp posts laid out for you in a way you can build your own IP after attending this course sincerely Course Curriculum- • Introduction – Basics of IP, ASIC Design flow, On-chip clock Multiplier, PLL, • Theory & fundamental Concepts – CMOS implementation, transistor sizing, 2nd order control system, IC fab process, Euler path. • Pre-layout Implementation (lab session) – setting up system with linux, installation of tools, IP design, simulation & verification • Post-layout Implementation (lab session) – device to block level layout, extracting parasitic capacitors, simulation & verification. • Summary & Conclusion – Review Results, Future work, Acknowledgement. Features - Low cost ($10), 1-day, cloud lab based workshop Timings - You can login at your own convenient time during 24-hrs duration of the workshop and start with lectures/labs at your own pace Workshop Start date - 18th October, 11:59pm IST Workshop End date - 19th October, 11:59pm IST Registration link- Indian Participants- https://pages.razorpay.com/pllosu180 International Participants- https://pages.razorpay.com/plldollar All the best and happy learning