https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k

Kunal

09/14/2022, 5:39 AM
VSD - IIIT Bangalore - Unique example of industry-academia collaboration - 12 chip tapeouts in 2 months Two months ago, VSD and IIIT Bangalore entered into an informal industry-academia engagement. In this engagement, VSD is supposed to take an ASIC course for IIIT Bangalore under-grads and post-grads. The engagement started in a very smooth manner, where VSD was given complete flexibility to decide on a full 6-month semester curriculum. Thanks to Prof. Madhav Rao and Prof. Nanditha Rao for helping in all possible ways within their reach to start this course with an external industry at such a fast pace Result - Yesterday, 12 out of 60 (20%) students submitted their designs for tapeout, which is amazing because the students were introduced to ASIC flow just two months back. I am so thankful to IIIT Bangalore which took the risk that helped VSD-IIIT Bangalore to set a unique industry-academia model for all colleges across India regarding how tapeout-oriented ASIC design courses can be a part of a full semester curriculum, given the amount of flexibility for curriculum change and mapping to latest industry needs. And thanks to Google/Skywater/efabless for opening up the foundry information, due to which we were able to provide chip design and manufacturing experience to a whole cohort Moreover, the entire engagement was on the VSD-IAT EdTech platform for chip design, which makes the model more scalable, which means, that while IIIT Bangalore students were taping out their designs, VSD was engaged with another cohort to build IPs on the cloud for an upcoming hackathon with FOSSEE team, IIT Bombay and was also engaged in cloud-based nationwide Verification hackathon with NIELIT and IIT Madras Exciting times and exciting opportunities are here for all colleges. Take a look at the designs in the below link https://www.vlsisystemdesign.com/ip/ Now looking forward to more medium-complexity SoCs. Stay tuned All the best and happy learning
🌍 1