Question for the folks at Skywater: The lvt pmos device has a minimum gate length of 0.35µm, instead of the normal 0.15. Why is this? Is it simply to limit the higher leakage current of the device? Or is there something about the Vt adjust implant that requires this? I'd like to use the lvt pmos in cascode circuits where leakage is not so important.