open-source-silicon #skywater

Channels

silicon-validation

fossee-iitb-google-sky130

pd-openlane-and-sky130

chipignite2206q_stanford_bringup

generative-ai-silicon-challenge

cadence-virtuoso

openlane-development

ieee-sscs-dc-22

fossee-iitb-esim

dynamic-power-estimation

ieee-sscs-dc-23

hardware-beginners

mpw-one-silicon

design-services

private-shuttle

ieee-sscs-cac-23

tapeout-pakistan

rad-lab-silicon

cadence-spectre

cadence-innovus

verification-fe

mpw-one-clean-short

coalition-for-digital-environmental-sustainability

vlsi_verilog_using_opensource_eda

vlsi_verilog_using_opensoure_eda

openlane_cloudrunner

digital-electronics-learners

verilog-learners

system-verilog-learners

vlsi-learners-group

chilechipmakers

foss-asic-tools

silicon-validation-private

openpositarithmetic

openadiabaticlogic

openhighqualityresonators

waveform-viewers

vendor-synopsys

silicon-photonics

community_denmark_dtu

ieee-sscs-dc-21q3

sky130-pv-workshop

shuttle-precheck

verification-be

m

mehdi

07/07/2020, 8:06 PM

@User Hi! I am looking for any scribes and test structures silicon data measured in skywater130 ? Do you think you could share that - if available?

m

mehdi

07/07/2020, 8:06 PM

(I think I used the wrong channel)

👍 1

c

2
1

t

Tim 'mithro' Ansell

07/08/2020, 6:41 PM

set the channel topic: Channel for talking to employees at SkyWater Technology Foundry

t

Troy Benjegerdes

07/15/2020, 2:46 PM

So I find this rather interesting.. https://news.samsung.com/global/samsung-leads-semiconductor-paradigm-shift-with-new-material-discovery?utm_source=nr_linkedin&utm_medium=social

t

Troy Benjegerdes

07/15/2020, 2:46 PM

along with https://www.skywatertechnology.com/press-releases/darpa-3dsoc-initiative-completes-first-year-update-provided-at-eri-summit-on-key-steps-achieved-to-transfer-technology-into-skywaters-200mm-u-s-foundry/

t

Troy Benjegerdes

07/15/2020, 2:47 PM

The question I have for public discussion is what is necessary to extend qflow/yosys/openroad/openlane to support 3DSoC development/layout?

t

Troy Benjegerdes

07/15/2020, 2:48 PM

The business case is it would be far more cost effective and dramatically higher return on investment for me to build a supercomputer and the open source tools for 3DSoC EDA to run on it than pay to get the licenses for commercial tools.

t

Tim 'mithro' Ansell

07/15/2020, 4:46 PM

@User let's walk before we try to run

t

Troy Benjegerdes

07/15/2020, 4:56 PM

I've been running this marathon for a long time now, I'm looking at another 20 years before the investments I started making 7 years ago start to pay off. When I started talking to @User about full open source tools to GDS he told me the same thing.

t

Troy Benjegerdes

07/15/2020, 4:58 PM

And software is always the slowest thing to evolve, so if we have to modify the architecture of the synthesis, place and route, and other tools to handle 3D SoC design we need to understand what publicly available research is being done and how that software development plan will evolve

t

Tim 'mithro' Ansell

07/15/2020, 5:13 PM

@User Software dev shouldn't be the slow part -- the fact that it is currently the case shows what is wrong with the industry here

👍 1

t

Troy Benjegerdes

07/15/2020, 5:32 PM

incremental improvements to existing software can go very fast, and is what open source is good at. If there's a patent minefield around 3DSoC synthesis, then I have to wait 20 years to implement it in a sane way

t

Troy Benjegerdes

07/15/2020, 5:34 PM

I want to understand the algorithms and what is going to be different from 2-D. Are there going to be fundamental algorithm changes required, or is this an incremental extension of existing methods?

m

Michael Stetzler

09/21/2020, 5:48 AM

@User has left the channel

e

Elkim Roa

11/12/2020, 3:23 AM

@User has left the channel

a

Anish

11/26/2020, 1:17 AM

@User has left the channel

s

stefanoaz

06/15/2021, 2:08 AM

Question for the folks at Skywater: The lvt pmos device has a minimum gate length of 0.35µm, instead of the normal 0.15. Why is this? Is it simply to limit the higher leakage current of the device? Or is there something about the Vt adjust implant that requires this? I'd like to use the lvt pmos in cascode circuits where leakage is not so important.

k

Kennedy Caisley

01/21/2022, 12:41 AM

@User has left the channel

j

John Kustin

05/06/2022, 10:03 PM

@User has left the channel

a

Ahmed Ramadan (Mabrains)

08/02/2022, 1:01 PM

I get this error when running xschem

l

Leonardo Gomes

08/16/2022, 9:27 PM

Hey, everyone! I have a question about the MIM capacitors available at sky130: is there any data about the thickness of the top plate metal, and about the dielectric it uses? I'm trying to run inductance extraction to get the self-resonating frequency of the device, and I kind of run into a roadblock...

m

2
2

a

Amro Tork

08/16/2022, 11:39 PM

@Leonardo Gomes you should find that in the stack definition link

l

Leonardo Gomes

08/16/2022, 11:41 PM

Actually, it only contains the size of via4 / via3 and, or course, of M3, M4 and M5. There's no indication of the size of the gap, nor of the capm / cap2m layers

a

Amro Tork

08/16/2022, 11:42 PM

https://skywater-pdk.readthedocs.io/en/main/rules/assumptions.html

a

Amro Tork

08/16/2022, 11:43 PM

Yss

a

Amro Tork

08/16/2022, 11:43 PM

Yes

a

Amro Tork

08/16/2022, 11:48 PM

https://skywater-pdk.readthedocs.io/en/main/rules/device-details.html#spice-model-information

a

Amro Tork

08/16/2022, 11:48 PM

Check mim

a

Amro Tork

08/16/2022, 11:49 PM

@Leonardo Gomes

l

Leonardo Gomes

08/16/2022, 11:52 PM

Yeah, aside from an CAP ILD indication, and a CAPM and CAP2M sheet resistance, there's no other information. At least nothing helpful for inductance extraction