Assuming this thread is about the RISC-V processor to be part of the proposed harness that will also include memory, io blocks, etc. But no mention of a bus? I think the target bus architecture is of the greatest importance to IP developers.