https://open-source-silicon.dev logo
#riscv
Title
# riscv
a

Arman Avetisyan

07/27/2021, 2:10 PM
Cache size is: (estimated 0.38mm^2) on FPGA Cache is 15-20% of total area for signge core, so I would say that two cores will take 4mm^2 + ~2mm^2 peripherals